

Analysis of InAs-Si Heterojunction Double-Gate Tunnel FETs with Vertical Tunneling Paths

Hamilton Carrillo-Nuñez, Mathieu Luisier, and Andreas Schenk
 Integrated Systems Laboratory ETH Zürich, Gloriastrasse 35, 8092 Zürich, Switzerland
 e-mail: carrillh@iis.ee.ethz.ch

Abstract—InAs-Si double-gate TFETs exploiting the two-dimensional (2D) density-of-state (DOS) switch are studied. A full-band and atomistic quantum transport simulator based on the $sp^3d^5s^*$ tight-binding model is used to solve the quantum transport problem taking into account both lateral and vertical band-to-band tunneling paths. TFETs with only vertical tunneling components are also investigated. Our findings suggest that InAs-Si 2D-2D TFETs might offer a device solution with both steep sub-threshold swing (SS) and high ON-current. In the best case of an extremely thin InAs-Si 2D-2D TFET the minimal swing reaches $SS = 12$ mV/dec and the ON-current 241 A/m.

I. INTRODUCTION

Band-to-band tunneling (BTBT) FETs (TFETs) are being considered as the most promising candidates on the road towards energy-efficient transistors [1]. Among them, TFETs exploiting the “line tunneling” mechanism [2], [3], i.e. the vertical BTBT component with tunneling paths almost perpendicular to the gate, are expected to achieve much higher ON-currents than TFETs that use the so-called “point tunneling” mechanism, i.e. the source-channel lateral BTBT along the transport direction.

Line tunneling from quantized states in TFETs is an example for the matching of two density-of-states (DOSs) with different dimensionalities, the three-dimensional (3D) DOS of a bulk-like system and the two-dimensional (2D) DOS of the confined carrier gas at the semiconductor-oxide interface. TFETs featuring DOSs with reduced and/or different dimensionalities are summarized under the label *DOS switches*. Roughly speaking, a reduction of the dimensionality of the DOS will make it “sharper” and, therefore, will yield a steeper sub-threshold swing (SS). Other dimensionality combinations in TFETs are sparking the interest of the device community. Recently, a new architecture known as Electron-Hole Bilayer TFET (EHBTEFT) [4] with vertical BTBT between a 2D electron gas and a 2D hole gas has been proposed. Although the idea of the EHBTEFT is to enhance the BTBT current, so far,




Fig. 1. Schematic view of the 2D-2D DOS switch TFETs studied in this work. $L_s = 20$ nm, $L_c = 30$ nm and $L_d = 20$ nm. The oxide thickness under the gate region is $T_{ox} = 1$ nm, whereas the doping concentrations for the source (n^+ -type InAs region) and drain (p^+ -type Si region) are $N_D = N_A = 5 \times 10^{19}$ cm $^{-3}$. For the devices (b) and (c) $L_{ext} = 10$ nm. The temperature in the devices is assumed to be 300 K.

both experimental and numerical results agree upon a reduced ON-current [5] due to size- and bias-induced quantization. Indeed, a 1DEG and a 2DEG can only be formed by strong geometrical confinement which inevitably increases the band gap, i.e. the height of the tunnel barrier, with the consequences of a higher onset voltage and a reduced ON-current.

InAs-Si [6]–[8] heterojunction TFETs have been identified over the last years as promising architectures to achieve respectable ON-current when comparing with conventional Metal-Oxide-Semiconductor FETs (MOSFETs). Combining heterostructures with 2D-2D DOS switches for TFETs (2D-2D TFETs) may lead to a

trade-off in the performance, i.e. in the I_{ON}/I_{OFF} ratio. To maximize the performance, a high ON-current and a steep (sub-threshold) SS are required. In this work, the performance will be investigated for the InAs-Si 2D-2D TFETs shown in Figure 1. The full-band and atomistic quantum transport tool OMEN [9], which is based on a $sp^3d^5s^*$ tight-binding representation of the band structure, will be employed for the device simulations. 2D-2D TFETs based on metal-dichalcogenides (MoS₂ for the n -side and WTe₂ for the p -side) have already been investigated with OMEN [10]. Its multi-dimensional capabilities make it a suitable tool to analyze DOS switches taking into account the strong impact of quantization effects on the BTBT along all the possible paths.

II. INAS-SI 2D-2D TFET SIMULATIONS

Figure 1 shows the design of InAs-Si heterojunction 2D-2D TFETs which are studied in this work: a 2D n^+ -InAs quantum well (QW) (source) embedded (labeled as “device (a)”) or laid on a 2D $\langle 111 \rangle$ Si QW (labeled as “devices (b)-(c)”). The gate length is 30 nm and the total device length is 65 nm. T_{InAs} and T_{Si} are the InAs and Si thicknesses, respectively. The doping concentrations are $N_D = N_A = 5 \times 10^{19} \text{ cm}^{-3}$, whereas the oxide thickness T_{ox} is set to 1 nm with an oxide permittivity $\epsilon_{\text{high-}\kappa} = 9$. Ballistic device simulations were performed with the TCAD tool OMEN and an in-house post-processing tool. A simplified metric has to be used: the values for SS are the minimal slopes and the ON-currents are the maximal currents found for a given source-drain bias. Note that only in semi-classical simulations the onset voltage can be determined by a threshold BTBT current which exceeds the Shockley-Read-Hall generation current of the reversed-biased diode. This allows for a proper averaging of SS over a few orders of magnitude in the current and a proper definition of the ON-current based on a given “overdrive” voltage. Here, as only ballistic BTBT currents are calculated, one has to use the (practically meaningless) point slope to compare the different structures and can only extract the “ON-current” at a particular V_{GS} .

Figure 2 shows the $I_D - V_{GS}$ transfer characteristics of device (a) with different thicknesses of InAs and Si. For the thinnest TFET, i.e. $T_{InAs} = T_{Si} = 2 \text{ nm}$, a very steep $SS = 12 \text{ meV/dec}$ is found, while the ON-current at $V_{GS} = -1.0 \text{ V}$ has a value of 241 A/m. The thicker devices exhibit much higher ON-currents with the drawback of an increased SS . The maximum current they can reach is of the order of 10^3 A/m , while the SS is found to be 64 meV/dec for the device with




Fig. 2. Device (a): room-temperature $I_D - V_{GS}$ characteristics of InAs-Si 2D-2D p-TFETs with $V_{DS} = -1.0 \text{ V}$ computed with OMEN.




Fig. 3. Device (a): BTBT generation rate of an InAs-Si 2D-2D p-TFET with $T_{InAs} = 8 \text{ nm}$ and $T_{Si} = 2 \text{ nm}$ at $V_{GS} = -0.2 \text{ V}$ and $V_{DS} = -1.0 \text{ V}$. Here, in a post-processing step, the potential from OMEN has been used as an input.

$T_{InAs} = T_{Si} = 4 \text{ nm}$ and 57 meV/dec for the device with $T_{InAs} = 8 \text{ nm}$ and $T_{Si} = 2 \text{ nm}$.

In order to better understand why the current within the sub-threshold regime is much higher in the case of the thicker devices, the BTBT generation rate at $V_{GS} = -0.2 \text{ V}$ is plotted in Figure 3. A non-local path BTBT approach has been implemented in an in-house tool with a Flietner imaginary dispersion [11], [12], as explained in the Appendix. The material parameters have been extracted from full band structures at the source and drain contacts computed with OMEN. For a Si QW with $T_{Si} = 12 \text{ nm}$ the effective mass and effective energy gap are: $m_v = 0.147 m_0$ and $E_g = 1.34 \text{ eV}$, respectively. For an InAs QW with $T_{InAs} = 8 \text{ nm}$ they are: $m_v = 0.064 m_0$, $m_c = 0.04 m_0$ and $E_g = 0.58 \text{ eV}$. In a post-processing step, the converged potential from OMEN is used as an input for the computation of the BTBT generation rate. As can be observed, both tunneling components (point and line tunneling) are present, the first one being the cause for the strong leakage current.

Devices (b) and (c) in Figure 1 are expected to show only line tunneling within the subthreshold regime since the lateral tunneling paths are truncated. However, for very low gate voltages, lateral intra-material tunneling




Fig. 4. Room-temperature $I_D - V_{GS}$ characteristics of InAs-Si 2D-2D p-TFETs, at $V_{DS} = -0.5$ V for devices (a) (triangles), (b) (dots) and (c) (squares), computed with OMEN. The thicknesses are $T_{\text{InAs}} = T_{\text{Si}} = 2$ nm in all cases.

may occur on the InAs side. Figure 4 compares the $I_D - V_{GS}$ characteristics of the three different InAs-Si 2D-2D p-TFETs with $T_{\text{InAs}} = T_{\text{Si}} = 2$ nm in all cases and $V_{DS} = -0.5$ V. As can be seen, device (a) still offers a better trade-off than its counterparts, with higher ON-current and very small SS . Device (b) gives a better ON-current than device (c), although the latter has a steeper SS . For the particular case of device (b) only intra-material tunneling was observed. Its hole and electron BTBT generation rates were located on the InAs side.

From the comparison of the $I_D - V_{GS}$ characteristics of device (a) and (c) in Figure 4 one can indirectly distinguish the impact and the contribution of point and line tunneling components. For instance, at the lowest gate voltages the difference between the currents is around two orders of magnitude. The current of device (a) is much higher due to lateral inter-material tunneling components, which are not present in device (c) when both InAs and Si layers are extremely thin, i.e. $T_{\text{InAs}} = T_{\text{Si}} = 2$ nm. However, they have in common their steep slope as the result of the compromise between the effective gap E_g in InAs and the 2D-2D DOS switch. The larger the gap in InAs, the weaker the line tunneling that can contribute to the current, resulting in a smaller SS .

Figure 5 shows the $I_D - V_{GS}$ characteristics of device (c) for $T_{\text{InAs}} = T_{\text{Si}} = 4$ nm and $T_{\text{InAs}} = T_{\text{Si}} = 2$ nm. The strong confinement is reflected by the onset voltage. Also due to the lower energy gap, the thicker device presents a higher ON-current, but unlike device (a) the inter-material lateral leakage tunneling has vanished. As a consequence, the $SS = 27$ mV/dec is comparable with its counterpart $SS = 18$ mV/dec of the thinner device with the advantage of performing better (higher ON-current and lower onset voltage). This can be better




Fig. 5. Device (c): room-temperature $I_D - V_{GS}$ characteristics of InAs-Si 2D-2D p-TFETs, at $V_{DS} = -0.5$ V for $T_{\text{InAs}} = T_{\text{Si}} = 2$ nm (triangles) and $T_{\text{InAs}} = T_{\text{Si}} = 4$ nm (dots), computed with OMEN.

observed in Figure 6 where the BTBT generation rate is plotted for the thicker device (c) at $V_{GS} = -0.6$ V and $V_{DS} = -0.5$ V. Here, only vertical tunneling takes place and no lateral tunneling component can be identified. Again, the Flietner imaginary dispersion was applied. Extracted from full band structures, the following parameters have been used: $m_v = 0.147 m_0$ and $E_g = 1.34$ eV for Si, and $m_v = 0.0656 m_0$, $m_c = 0.049 m_0$ and $E_g = 0.68$ eV for InAs.

III. CONCLUSIONS

InAs-Si double-gate p-TFETs exploiting the 2D-2D DOS switch with different architectures have been simulated employing a full-band and atomistic quantum transport tool. Three device architectures labeled as device (a), (b), and (c) were studied. It was found that for the extremely thin versions of device (a), the $I_D - V_{GS}$ characteristics exhibit a very steep slope and a reasonably high ON-current. For extremely thin InAs-Si 2D-2D TFETs a swing of $SS = 12$ mV/dec and an ON-current of 241 A/m were simulated. Thicker versions of it could provide much higher ON-current with the drawback of the deterioration of their corresponding SS . The latter




Fig. 6. Device (c): BTBT generation rate of a InAs-Si 2D-2D p-TFET with $T_{\text{InAs}} = T_{\text{Si}} = 4$ nm at $V_{GS} = -0.6$ V and $V_{DS} = -0.5$ V. Here, in a post-processing step, the potential from OMEN has been used as an input.

is caused by the leakage current due to the lateral inter-material tunneling that is reduced in thinner devices by the larger energy gap.

Devices (b) and (c) were proposed in order to mitigate the leakage current. It was found that device (b) could perform better than device (c), although the latter gives a smaller SS . For an extremely thin device, (b), only intra-material tunneling on the InAs side was observed. The extremely thin device (c) presented the lowest ON-current, mainly due to the large energy gap in the extremely thin InAs layer that reduced the hole and electron generation rates. A thicker device (c) was also studied. Here, one could clearly observe that the lateral inter-material tunneling vanished, whereas the line tunneling, i.e. the vertical tunneling under the gate, was the only contribution to the current. Unlike device (a), the $I_D - V_{GS}$ characteristics still showed a steep slope comparable to its thinner counterpart with the advantage of having a much higher ON-current.

Although this study already reveals very important results for a better insight into 2D-2D DOS switches in InAs-Si double-gate TFETs, more material configurations, geometrical sizes, and device architectures have to be investigated. Work in this line is already in progress.

IV. ACKNOWLEDGMENT

The research leading to these results has received funding from the European Community's Seventh Framework Programme under grant agreement No. 619509 (Project E²SWITCH).

APPENDIX

FLIETNER MODEL AND BTBT GENERATION RATE

Within 2-band analytical models, the Flietner model describes with high accuracy the imaginary band structure of materials with small band gap, such as the InAs, and it has the following form

$$\kappa = \sqrt{\frac{2m_c E_g}{\hbar^2} \frac{\kappa_c \kappa_v}{\kappa_c^2 + (1 - \alpha) \kappa_v^2}}, \quad (1)$$

where $m_{v(c)}$ and $\kappa_{v(c)} = \sqrt{2m_{v(c)}|E - E_{v(c)}|/\hbar^2}$ are the hole (electron) effective mass and the one-band imaginary dispersion for the valence (conduction) band, respectively. $E_g = E_c - E_v$ is the energy gap and the parameter α is defined as $1 - \sqrt{m_c/m_v}$. The Flietner model can be extended to the case of inter-material tunneling processes by treating the effective masses and energy gaps as position-dependent quantities [12], i.e. $m \rightarrow m(x, y)$ and $E_g \rightarrow E_g(x, y)$, respectively.

By replacing the energy variable (E) with the position based on the semi-classical expression of the BTBT

current, $I_{s-c} = q \int G dV$, and by using the Landauer formula, a relation between the generation rate G and the transmission probability $T_{\text{WKB}} = \exp(-2 \int_{r_v}^{r_c} dr \kappa)$ can be established:

$$G_{v(c), \mathbf{k}_\perp} = \frac{1}{\pi \hbar A} \sum_{\mathbf{k}_\perp} g_{\mathbf{k}_\perp}(U_{v(c)}) \nabla U_e \quad (2)$$

$$g_{\mathbf{k}_\perp} = T_{\text{WKB}}(\mathbf{k}_\perp, U_{v(c)}) \{f_L(U_{v(c)}) - f_R(U_{v(c)})\}, \quad (3)$$

with A being the cross section area perpendicular to the tunneling path direction, i.e. direction of the electric field. For a non-local path BTBT approach all possible trajectories starting at $r_v = (x_v, y_v)$ and ending at $r_c = (x_c, y_c)$ have to be taken into account.

REFERENCES

- [1] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, pp. 329–337, 2011.
- [2] Y. Lu, G. Zhou, R. Li, Q. Liu, Q. Zhang, T. Vasen, S. D. Chae, T. Kosel, M. Wistey, H. Xing, A. Seabaugh, and P. Fay, "Performance of AlGaSb/InAs TFETs with gate electric field and tunneling direction aligned," *IEEE Electron Dev. Lett.*, vol. 33, pp. 655–657, 2012.
- [3] H. Riel, K. E. Moselund, C. Bessire, M. T. Björk, A. Schenk, H. Ghoneim, and H. Schmid, "InAs-Si heterojunction nanowire tunnel diodes and tunnel FETs," in *Proc. of IEDM*, 2012, pp. 16.6.1–16.6.4.
- [4] L. Lattanzio, L. De Michielis, and A. M. Ionescu, "Electron-hole bilayer tunnel FET for steep subthreshold swing and improved ON-current," in *Proc. of ESSDERC*, 2011, pp. 259–262.
- [5] A. Revelant, A. Villalon, Y. Wu, A. Zaslavsky, C. Le Royer, H. Iwai, and S. Cristoloveanu, "Electron-hole bilayer TFET: Experiments and comments," *IEEE Trans. Electron Dev.*, vol. 61, pp. 2674–2681, 2014.
- [6] A. S. Verhulst, W. G. Vandenberghe, K. Maex, S. D. Gendt, M. M. Heyns, and G. Groeseneken, "Complementary silicon-based heterostructure tunnel-FETs with high tunnel rates," *IEEE Electron Dev. Lett.*, vol. 29, pp. 1398–1401, 2008.
- [7] M. T. Björk, H. Schmid, C. D. Bessire, K. E. Moselund, H. Ghoneim, S. Karg, E. Lörtscher, and H. Riel, "Si-InAs heterojunction Esaki tunnel diodes with high current densities," *Appl. Phys. Lett.*, vol. 97, p. 163501, 2010.
- [8] K. E. Moselund, H. Schmid, C. Bessire, M. T. Björk, H. Ghoneim, and H. Riel, "InAs-Si nanowire heterojunction tunnel FETs," *J. Appl. Phys.*, vol. 113, p. 184507, 2013.
- [9] M. Luisier, A. Schenk, W. Fichtner, and G. Klimeck, "Atomistic simulation of nanowires in the $sp^3d^5s^*$ tight-binding formalism: From boundary conditions to strain calculations," *Phys. Rev. B*, vol. 73, p. 165319, 2006.
- [10] A. Szabo, S. J. Koester, and M. Luisier, "Metal-dichalcogenide hetero-TFETs: Are they a viable option for low power electronics?" in *Proc. of DRC*, 2014, pp. 19–20.
- [11] H. Flietner, "The E(k) relation for a 2-band scheme of semiconductors and the application to metal-semiconductor contact," *Phys. Stat. Sol. (b)*, vol. 54, pp. 201–208, 1972.
- [12] H. Carrillo-Nuñez, M. Luisier, and A. Schenk, "Analysis of InAs-Si heterojunction nanowire tunnel FETs: extreme confinement vs. bulk," in *Proc. of ESSDERC*, 2014, pp. 118–121.