


InAs/Si heterojunction nanowire tunnel FETs monolithically integrated on silicon

K. Moselund¹, D. Cutaia¹, M. Borg¹, H. Schmid¹, S. Sant², A. Schenk² and H. Riel¹




¹IBM Research – Zurich, Switzerland

²ETH Zurich, Integrated Systems Laboratory




Outline

- Motivation & background
 - Low power electronics
 - SOA Tunnel FETs
- InAs/Si NW tunnel FETs
 - Functionality
 - Template Assisted Selective Epitaxy
 - Device fabrication & characterization
- Analysing the results
 - TFET simulations
 - Optimizing the device
- Outlook & Summary




The power challenge




Low power electronics

IBM


$$P_{tot} \approx \underbrace{C \cdot V_{dd}^2 \cdot f(V)}_{active} + \underbrace{I_{Leak} \cdot V_{dd}}_{leakage} \rightarrow \text{Reduce } I_{Leak}, \text{ Reduce } V_{dd}$$




Steep subthreshold slope
→ can decrease V_{th} to reduce V_{dd}




Phase transition




Tunnel FET



GNR FET




Spin Torque Switch




State of The Art Tunnel FETs


- Many different implementations (geometry, materials etc.) reported so far
- Varying potential for: High I_{on} , low SS, integration potential (Complementary C-TFET), scalability.




InGaAs mesa,
Penn state (DRC2011)




GaAs/InP NW Lund (ACS Nano 2012)




InGaAs Air Bridge, Intel (IEDM 2011)




InAs/GaSb mesa,
Notre Dame(IEDM 2012)




Planar Zn-diffused InGaAs,
Tokyo University(IEDM 2013)



Vertical Si-Ge NW,
IMEC (IEDM 2013)



s-SiNW on SOI (inverters),
FZ Julich (IEDM 2013)




3D-2D TFET: MoS₂ & Ge,
UCSB (Nature 2015)

IBMs approach to TFETs




Develop a III-V device platform on Si

- Complementary TFET technology based on III-V NW heterostructures
- Goal: high I_{on} & low I_{off} & steep slope in one device
- Scalable – device dimensions and density




Outline

- Motivation & background
 - Low power electronics
 - SOA Tunnel FETs
- InAs/Si NW tunnel FETs
 - Functionality
 - Template Assisted Selective Epitaxy
 - Device fabrication & characterization
- Analysing the results
 - TFET simulations
 - Optimizing the device
- Outlook & Summary





Tunnel FET functionality

- Steep slope $\rightarrow V_{dd}$ scaling and low I_{off}
- Potential to achieve ultra-low power operation



Band-to-band-tunneling (BTBT) acts as bandpass filter cutting off the tails of the Fermi distribution
 $\rightarrow SS < 60 \text{ mV/dec}$ possible



How to make a good tunnel switch


IBM

$$I_{on} \sim T_{tunneling}^{WKB} = \exp\left(-\frac{4\lambda\sqrt{2m^*}E_G^{3/2}}{3qh(\Delta\Phi+E_G)}\right)$$

Increasing Ion

λ : Electrostatics → NW, high-k, doping profiles


E_g , m^* : materials based → Ge/InAs source on Si, III-V heterostructures



Template Assisted Selective Epitaxy (TASE)


IBM

Growth on any crystalline orientation




✓ Enables VLSI integration

Stacked nanowires




✓ Scalable Technology

Abrupt junctions



Chemical Analysis: EELS, EDX



Courtesy of L. Gignac, IBM Yorktown.




✓ Requirement for
Steep slope

Large arrays



Vertical Implementation of TASE


IBM



Developing our InAs/Si TFET process

IBM

TEM: L. Gignac, J. Bruley, C. Breslin





✉ K. Moselund, EDL 2012. H. Riel IEDM 2012. D. Cutaia, et al. J-EDS 2015, D. Cutaia, et al. ULIS 2015

TFET transfer performance

IBM

- TASE → Improved device yield & reduced variability
- EOT scaling (2.7nm to 1.5nm)
 - I_{on} boosted by ~50x to 50 $\mu\text{A}/\mu\text{m}$
 - $I_{on}/I_{off} \approx 10^6$
 - SS_{ave} : 150–200 mV/dec





D. Cutaia, ULIS & J-EDS2015

Output and diode characteristics

IBM




$I_D(V_{DS})$: Current saturation

- Good electrostatic control of i-Si/InAs heterojunction





Outline

- Motivation & background
 - Low power electronics
 - SOA Tunnel FETs
- InAs/Si NW tunnel FETs
 - Functionality
 - Template Assisted Selective Epitaxy
 - Device fabrication & characterization
- Analysing the results
 - TFET simulations
 - Optimizing the device
- Summary



Low temperature measurements


IBM



- I_{on} maintained with decreasing temperature → expected TFET behaviour
- Activation energy analysis → BTBT dominates for $V_{GS} < -0.6$ V.
- SS reduced at low temperature
→ SS limited by traps: D_{it} at the dielectric interface & TAT heterojunction

Effect of generation centers (“traps”)

- Trap-assisted tunneling (TAT) can be seen as multi-phonon-assisted **trap-band tunneling** or as field-enhanced **multi-phonon generation**.
- Contribution from 3 kinds of traps: bulk, hetero interface, gate oxide interface




A. Schenk et al. ULIS 2015


Trap simulation – temperature dependence

IBM

oxide interface



hetero interface




- Two types of traps impact tunnel FETs
 - Oxide interface (like MOSFET) → D_{it}
 - Hetero interface, lattice mismatch → TAT
- Oxide interface traps dominant at 300K → need better gate stack
- Hetero interface traps dominant at 130K → likely ultimate limitation



A. Schenk et al. ULIS 2015


Reproducing T-dependence:

- Oxide: $D_{it} = 1e13 \text{ cm}^{-2}\text{eV}^{-1}$
- Junction: $D_{it} = 7e12 \text{ cm}^{-2}\text{eV}^{-1}$
- Surface SRH generation + zero-phonon tunneling.




A. Schenk et al. ULIS 2015

Without the contribution of traps a steep slope is achieved.



How to optimize the TFET

U. Avci
et al. IEDM
2015





- Ni-alloying
→ Decreases R_{contact}

✓ Improve I_{on}

Improved gate stack

- EOT scaling
→ improves I_{on}
- Reduce Dit by forming gas anneal


✓ Steeper Slope



✓ Steeper Slope

Scale down dimensions

- Electrostatics improve
→ Key to steep slope
- Defects caused by lattice mismatch should diminish with dimensional scaling




U. Avci
et al. IEDM
2015

K. Tomioka and T.
Fukui, APL 98, 2011.

lateral - Template Assisted Selective Epitaxy

- 1) Etch Si device layer
- 2) Oxide template & Si etch
- 3) III-V growth in template




Advantages:

- Lateral → first step towards VLSI TFET
- Device parameters (L_G , L_i , W) may be varied freely in design.
- Scalability more easily achieved


Results:

- Substantial improvement achieved in SS_{ave} (~70mV/dec) due to **scaled geometry** (~30nm) & **improved gate stack**.




Submitted to
VLSI symp. 2016



Benchmarking – comparing experimental data



- Trade-off between high I_{on} and low SS.
- Minimum SS = meaningless number






Benchmarking zoom



- Fixes I_{off} to $1\text{e}-4 \mu\text{A}/\mu\text{m}$ → steep slope at very low I_{on} not useful
- 0.5V overdrive measured from I_{off}
- CMOS has two order of magnitude higher current level → cannot compare
- Values of V_{DS} differs slightly: 0.2V(Alian), 0.3 or 0.5V


Summary

- Introduced tunnel FETs and low-power electronics
- Demonstrated TASE growth for TFETs and device fabrication.
- Traps at the oxide and hetero interface are currently limiting performance.



IBM Outlook

- Optimized InAs/Si p-TFETs fabricated using lateral TASE
- Working on the InAs/GaSb n-TFET
- Applications of TASE to new fields: photonics, sensors,...



Thank you for your attention

Acknowledgement:

MIND group at IBM Research Zurich

TEM images: L. Gignac, J. Bruley, C. Breslin, IBM Research Yorktown

Support from colleagues at S&T and staff at Binnig- Rohrer Nanotechnol. Center

Funding: European Projects

