

Modeling and Simulation of SOI Devices

Andreas Schenk



Content


- Introduction
- Quantum-mechanical confinement effects
 - quantum V_T -shift (Si and poly)
 - comparison single, double, triple, and surround gate
 - quantum-mechanical mobility in DG SOI MOSFETs
- Tunnel generation in the drain-body junction
 - GIDL in floating-body PD SOI MOSFETs
 - trap-assisted tunneling and the kink effect in PD SOI MOSFETs
- Gate tunneling
 - direct and resonant tunneling leakage
 - gate-current-induced junction leakage in floating-body PD SOI MOSFETs
 - stack dielectrics
 - valence-electron tunneling
- Source-to-drain tunneling
 - quantum-ballistic simulations of FD DGSOI MOSFETs at the limit of scaling
- Quasi-ballistic effects
 - strained silicon
 - scalability of FinFETs, unstrained-Si and strained-Si FD SOI MOSFETs
- Outlook: Future simulation challenges

Introduction


Taxonomy of simulation models

	near equilibrium dissipative	quasi-ballistic	fully ballistic
quantum mechanics	Quantum drift–diffusion	NEGF with Büttiker probes Wigner eq ⁿ	NEGF without S_{scatter} Scattering matrix
classical mechanics	Drift–diffusion Hydro	Boltzmann eq ⁿ (full band MC)	scattering free Boltzmann (analytic)

Output characteristics




Different simulation models



Different gate lengths


Quantum effects in SOI devices




Quantum-mechanical confinement effects

Quantum V_T-shift

channel density profile





transfer characteristics



asymmetrical n+p+ DGSOI nMOSFET, $t_{\text{Si}}=5$ nm, $t_{\text{ox}}=1.5$ nm, $L_G=90$ nm


MOS (with poly) capacitor CV curves




$$N_{poly}=1e20 \text{ cm}^{-3}, A_G=1 \mu\text{m}^2$$

MOS (with poly) capacitor

eigenenergies




wave functions



$$N_A = 5 \times 10^{17} \text{ cm}^{-3}, t_{ox} = 3 \text{ nm}, V_G = 3 \text{ V}$$


Quantum depletion at poly-SiO₂ interface



compensation of quantum shift
at threshold for high poly
doping ($\sim 1e20 \text{ cm}^{-3}$)!


$$N_A = 5e17 \text{ cm}^{-3}, t_{\text{ox}} = 3 \text{ nm}, A_G = 1 \mu\text{m}^2$$

Electron density profile at poly-SiO₂ interface




- a “quantum dipole” forms as the electron waves are repelled from the poly-SiO₂ interface
- poly quantum depletion disappears with rising V_G (smoother poly band edge curvature)

Effect on CV curves











- strength of the quantum dipole depends on doping level within the first few nanometers
- no effect on CV, if $N_{poly} < 1e19 \text{ cm}^{-3}$ at the interface

Comparison single, double, triple, and surround gate





Influence of mesh refinement







Transfer characteristics



assumption: isotropic, classical mobility

- no corner effect (FD, no channel doping, 3x3 nm wire)
- only little improvement from double ? surround (gate overlap, e.g. triple gate is an effective ?-gate)




Transfer characteristics (contd.)



- quantum V_T -shift of $\sim 64 \text{ mV}$, independent of gate configuration
- almost perfect shift on V_{GS} -axis ? quantum V_T -shift can be translated into work function difference




Quantum-mechanical mobility in DG SOI MOSFETs

“FINFET” with $L_G=50$ nm




P. M. Solomon and S. E. Laux,
Proc. IEDM 2001, pp. 95-98

- doping gradient = 1 decade over 4 nm
- distance between pn-junctions = 8 nm
- length of source-drain barrier = 43 nm
- gate overlap = 21 nm



- degradation of slope for $t_{Si} > 12 \text{ nm}$ (4:1 rule violated)
- QM V_T -shift increases with decreasing slab thickness (stronger confinement)





QM mobility model

phonon & surface roughness scattering yields $\mu_{\text{eff}}(E_{\text{eff}})$ as function of T , t_{Si} , t_{ox} , t_{box}

Coulomb scattering (roll-off) in channel, remote, and interface under development


Quantity	Front Interface	Back Interface
?	0.32 nm	0.32 nm
L_{corr}	1.5 nm	1.5 nm



- broad local maxima at $t_{Si} \sim 10$ nm caused by volume inversion
- reason: reduction of form factors $a_{N'N} = \partial z |?_{N'}(z)|^2 |?_N(z)|^2$
- peaks at $t_{Si} \sim 2$ nm due to valley splitting, population, and form factor effects



- mobility enhancement around $t_{Si} \sim 10$ nm survives
- surface-roughness scattering flattens the curves
- mobility independent of E_{eff} for $t_{Si} < 2$ nm

Comparison between FINFET and FD DGSOI with $t_{\text{box}}=200$ nm



- mobility enhancement in FINFETs amounts to 15% at $E_{\text{eff}}=5 \times 10^5 \text{ V/cm}$ (depending on S-R scattering parameters)
- no enhancement in FD DGSOI
- FD DGSOI is almost identical to single-gate SOI MOSFETs



Dependence of effective mobility on t_{box}




- decrease of effective mobility towards bulk value with increasing t_{box}
- two equally filled channels are precondition for enhancement
- density of upper channel almost unaffected by an increase of t_{box}

Tunnel generation in the drain-body junction

GIDL in floating-body PD SOI MOSFETs




band-to-band tunneling
measured and simulated by
substrate current in 120nm
bulk MOSFET



band-to-band
rate in 60nm
PD SOI
MOSFET


Floating-body PD SOI MOSFETs: where does the GIDL current go to?




band-to-band rate acts like base current in a parasitic bipolar!

Trap-assisted tunneling and the kink effect in PD SOI MOSFETs

60 nm floating-body PD SOI MOSFET





impact ionization rate





- generated holes lower the body potential (in eV)
? drain current increases

Artificial NDR effect in floating-body SOI MOSFETs by “hydrodynamic” simulation



- hot electrons diffuse ($\sim T_n/r$) into the body and recombine with holes
- the potential (in eV) increases ? drain current decreases
- impact ionization generates holes which remove hole depletion in the body ? the potential decreases ? drain current increases (kink effect)




possible reasons for artificial NDR

- strongly reduced recomb. of hot carriers
- strongly reduced thermal diffusion
- non-local trap-assisted tunneling

non-local TAT prevents hole depletion and removed NDR effect in all studied MOSFETs!


Gate tunneling

direct and resonant tunneling leakage




H. S. Momose et al., IEEE TED 43, 1233 (1996)



direct tunneling (out)





resonant tunneling



Gate current profiles in a MOSFET




Sensitivity on oxide shape at drain




poly re-oxidation can strongly reduce in-tunneling (and hence off-state power consumption)

gate-current-induced junction leakage in floating-body PD SOI MOSFETs



stack dielectrics


Example: ON and ONO stack



direct tunneling: 3 orders reduction both for ON and for ONO

drain current only affected for strong in-tunneling

more likely: resonant tunneling



device parameters:

EOT = 2.04 nm

O:N = 1:2, O:N:O = 1:4:1

channel doping = $5 \times 10^{17} \text{ cm}^{-3}$

$\phi_{ox} = 3.15 \text{ eV}$, $\phi_{Ni} = 2.15 \text{ eV}$

$e_{ox} = 3.9$, $e_{Ni} = 7.5$

$m_{ox} = m_{Ni} = 0.42 m_0$

valence-electron tunneling (?)

UMC claims 30% enhancement
of PMOS drive current by direct
tunneling

ElectronicNews Your World in Real Time

June 24, 2004 Search [e-news](#)

Advanced Search

Departments

- Automotive
- Business
- Capital Equipment
- Communications
- Consumer Electronics
- Convergence
- Defense
- FDA
- Medical
- Packaging
- Semiconductors
- Supply Chain

Test & Measurement

Special Reports

Opinion & Analysis

Breakfast in the Valley

Editor's Note

Executive Insight

Op Ed

Week in Review

Market Research

Daily DRAM Report

Market Highlights

Processor Highlights

Read Electronics

Green Research

Newsletters

Engineering Technique Boosts SOI, Says UMC

Online Staff – Electronic News, 5/26/2004

United Microelectronics Corp. (UMC) said today it has discovered an engineering technique it calls direct-tunneling induced floating-body potential that enhances silicon-on-insulator (SOI) transistor performance.

This manipulation technique magnifies certain device physics behavior, and provides PMOS transistors a 30 percent increase in drive current compared to conventional body-grounded SOI transistors, the Taiwanese foundry said.

Direct tunneling is a quantum mechanical behavior in which electrons or holes jump through a thin insulator that can be manipulated with simple design layout structures. In this case, SOI devices could take advantage of this behavior to realize more predictable transistor behavior as well as to circumvent the floating-body effect, which is an uncontrollable parasitic effect, according to UMC.

In contrast to other performance-enhancing techniques such as strained silicon devices or multi-gate transistors, this technique requires no additional process complexity, which should mean better manufacturing cost and yield, the foundry claimed.


TOP 10

- TSMC
- Samsung
- Cisco
- Digitus
- STMicroelectronics
- Mitsubishi
- Sanyo
- IBM

What's New


We've redesigned the news, and now look and feel better!

Learn More



S. S. Chen et al., IEEE TED 51(5) 2004, pp. 709-714



Floating-body PD SOI nMOSFET, $t_{ox} = 1.6\text{nm}$, $V_{DS} = 1.2\text{ V}$




Source-to-drain tunneling

quantum-ballistic simulations of FD DGSOI MOSFETs at the limit of scaling

Experiment:



H. Kawaura et al., APL 76(25) (2000)



Is source-to-drain tunneling a fundamental limitation to CMOS scaling?

- ★ Coherent transport
 - \nexists inelastic scattering.
 - An e^- remains in a fixed Ψ (solution of Schrödinger eqⁿ).
 - When occupied, Ψ carries a current $I(\Psi) \propto$ transmission probability $T(\epsilon)$.

- ★ Thermal carrier injection at the contacts.


⇒ Landauer–Büttiker formula:

$$I = -\frac{2e}{h} \sum_{v,i} \int_{\epsilon_{v,i}^0}^{\infty} d\epsilon T_{v,i}(\epsilon) \left(f(\beta(\epsilon - \epsilon_{\text{Fermi}}^{\text{src}})) - f(\beta(\epsilon - \epsilon_{\text{Fermi}}^{\text{drn}})) \right) \quad \text{1D}$$


$$I = -\frac{2e}{h} \sqrt{\pi} \frac{W}{\lambda_{\text{th}}} \sum_{v,i} \int_{\epsilon_{v,i}^0}^{\infty} d\epsilon T_{v,i}(\epsilon) \left(\mathfrak{F}_{-\frac{1}{2}}(\beta(\epsilon_{\text{Fermi}}^{\text{src}} - \epsilon)) - \mathfrak{F}_{-\frac{1}{2}}(\beta(\epsilon_{\text{Fermi}}^{\text{drn}} - \epsilon)) \right) \quad \text{2D}$$

W : width of the device

λ_{th} : electron thermal wave-length $h/\sqrt{2m^*k_B T}$




FinFET Structure



test device:

double-gate FINFET









J. Wang and M. Lundstrom,
Proc. IEDM 2003

in simulation:


longer S/D, full oxide coverage





FINFET with (100)-SOI thickness of 1 nm, $V_{SD}=1\mu V$



FINFET with (100)-SOI thickness of 3 nm, $V_{SD}=1\mu\text{V}$





reason for the high off-current





**height and width of source-drain potential barrier decrease
drastically with shrinking gate length!**

Effect of channel doping




height of source-drain potential barrier only weakly dependent on channel doping!

Effect of channel doping



height of source-drain potential barrier pinned by gate bias!
S2D-tunneling not significantly reduced by channel doping!

Effect of channel orientation




<110>

4 in-plane valleys with $2m_l m_t / (m_l + m_t) = 0.31m_0$, but 2 valleys with $m_t = 0.19m_0$? no advantage


<111>

all six valleys with $3m_l m_t / (2m_l + m_t) = 0.26m_0$? strong suppression of S2D-tunneling

Effect of gate configuration





3x3x10 nm³



Quasi-ballistic effects



strained silicon

biaxial tensile strain:



Effect on band structure and drift mobility



Electrons:





Calculated values:

- 2900** T. Vogelsang et al. (1993)
- 4000** H. Miyata et al. (1993)
- 2300** M. V. Fischetti et al. (1996)
- 2230** F. M. Bufler et al. (1997)
- 3250** P. Dollfus (1997)
- 3490** B. Fischer et al. (1999)

Holes:





Measured current improvement (IBM)



K. Rim et al., Symp. on VLSI Techn., 59 (2001)


- nMOSFET with strained Si channel, $L_{\text{eff}}=67\text{nm}$
- 35% improvement at $V_{\text{GS}}-V_{\text{th}}=1.0\text{V}$, $V_{\text{DS}}=1.2\text{V}$

Non-linear and quasi-ballistic transport




- strain doesn't change **saturation drift velocity**
- 4% anisotropic stationary velocity at the most
- 35% anisotropic quasi-ballistic velocity

FBMC simulation of current scaling



- strain-induced current improvement
- 10% anisotropy in strained silicon



Velocity and field profiles



- velocities at field peak are almost equal
- source-side velocity higher than saturation velocity
- anisotropic source-side velocity
- ? quasi-ballistic transport near source is responsible for current improvement!


Do we understand strained-Si MOSFETs?

- confinement already lifts valley degeneracy (as tensile strain does)
- population effect only ~15% larger
- stronger SR scattering (less screening) ? lower mobility at higher E_{eff}



M. V. Fischetti et al., JAP 92(12) 2002, pp. 7320-24


Scalability of FinFETs, unstrained-Si and strained-Si FD SOI MOSFETs




- L_G scaling: 50? 25? 10nm; Si orientation = <110>
- constant off-current $I_{off}=100\text{nA}/\mu\text{m}$ @ $V_{DS}=0.9\text{V}$ by scaling of t_{Si} : 34.4? 17? 6nm
- corresponding scaling of source/drain, spacer length, doping steepness: 5? 2.5? 1m/dec

- strain defined by $Si_{0.8}Ge_{0.2}$ buffer
- t_{Si} scaling unstrained: 14.8? 7.4? 2.7nm
- t_{Si} scaling strained: 14.2? 7? 2.54nm
- strained needs thinner SOI to compensate for higher I_{off} (smaller gap)

on-current versus gate length



velocity and 2D density profiles




- FinFET has the best scalability, but strained-Si FDSOI has the best on-current
- strain-enhanced I_{on} 's are due to source-side velocity overshoot
- velocity improvement for strained-Si FDSOI upon scaling to $L_G=10\text{nm}$ cannot compensate the reduced sheet density ? on-current gets maximum
- problems: missing B2B and S2D tunneling (higher I_{off}), missing QM confinement

Outlook: Future simulation challenges

Semiconductor-based nanodevices

(SEMs and SETs with strong confinement)


- “extension” of ‘top down’ CMOS, convergence of physics
- tolerances < 1nm, surface states, stray charges, wiring problem, power dissipation



Molecular nanodevices


(e.g. oligo-thiophen, C₆₀)

- ‘bottom up’ strategy, no inherent tolerance problem (identical units)
- integration (self-assembly), yield, extremely small currents, sensitivity to contacting



Carbon nanotube devices

- 1D, ballistic transport at 300K up to 250nm? very high ‘mobility’, identical n- and p-type, ...
- “switch” based on Schottky barriers, integration, stray charges, sensitivity to chiral angle



Acknowledgement

ISE AG

Dr. Fabian Bufler

Dr. Andreas Wettstein

Dr. Axel Erlebach

Dr. Oleg Penzin

ETHZ

Dr. Frederik Heinz

Dr. Bernhard Schmithüsen

Timm Höhr